Where innovation begins..
Innovation Hub (iHub)
  • Home
  • Facilities
    • Coworking Space
    • iLab
    • Coworking & Maker Spaces in Egypt
  • Programs
    • iClubs >
      • iClubs 2020 Registration
    • Entrepreneurship >
      • iSpark 2020 - Wave 1
      • iCamp
    • ECDC
    • iAcademy >
      • iAcademy17
      • Seminars >
        • Seminar Registeration Form
        • Seminars Feedback
        • Seminar Material
      • iAcademy_Survey
      • CNC workshop feedback
      • PLC workshop feedback
      • Formula academy >
        • General info
      • iAcademy Personal Development Track
    • iGP >
      • iGP2021
      • Apply
    • ZEH >
      • 17zeh-submission-form
      • 17ZEH_technical_support_form
    • iLab16
    • internships
    • EVER
  • Calendar
  • About
    • Media
  • Mock Interview Engineering

Introduction to Verilog Design

Instructor
Industry Partner

Registration Status
[Back to the iAcademy Technology Track]
The course spans more than 14 hours over 4 days starting 14/09/2015 using Synopsys tools
Location: iHub Simulation Lab, Room 218, Main Building, Faculty of Engineering, ASU
Cost: 200 EGP 
(Payment needs to be made in ASU by 4/2/2016)

Picture
Eng. Ahmed Emara
Picture
Open
Training Description:
The Verilog Design trainingprovides a hands-on introduction to Verilog as a hardware description language (HDL) used to model electronic systems. Verilog is most commonly used in the design, verification, and implementation of digital logic chips at the Register transfer level (RTL) level of abstraction. In this introductory training course, you'll gain the expertise you need to write efficient, re-usable RTL code, and create test benches powerful enough to cope with complex designs. The training course will include the following topics:
  • Modeling concepts. 
    - Levels of abstraction. 
    - Design methodologies. 
  • Basic concepts
    - Module, module header format. 
    - 
    Lexical conventions: comments, identifiers, numbers, strings. 
    - Data types: nets, registers, vectors, arrays. 
    - Parameter types. Operators. 
    - Operator types, precedence. 
    - Sequential and parallel blocks. Comparison of sequential and parallel blocks. 
    - Basic compiler directives. 
  • Behavioral modeling.
    - Behavioral modeling blocks: always block, event-based timing control, branch statements, case, casex, casez. 
    - Procedural assignments: blocking and non-blocking. 
  • Data flow modeling. 
    - Assign statements. 
    - Delays. Implicit net declaration. 
    - Regular, implicit continuous assignment and net declaration delay. Logic statement implementation. The conditional operator. 
  • Gate level modeling.
    - Gate types: and/or, buf/not gates, bufif/notif gates.
    - Gate truth tables. 
    - Gate delays. Specify block. UDP. Ports. Port connection rules: by order and name.
  • Switch level modeling.
    - Primitives.
    - Use of trireg. 
  • Testbench creation. 
    - Initial block. 
    - Delay-based timing control. 
    - System tasks. 
    - Monitoring a simulation. 
    - Looping constructs: while loop, for loop, repeat, forever loop. 
  • Tasks and functions.
    -Differences between tasks and functions. 

  • VCS simulation examples 

       Follow Us :

Copyright © Innovation Hub ( iHub )  2013