Innovation Hub (iHub)
  • Home
  • General info
  • ECDC
  • CNC workshop feedback
    • PLC workshop feedback
    • Formula academy
  • Coworking Space
    • iAcademy >
      • iAcademy17
      • iAcademy_Survey >
        • iClubs >
          • iClubs 2020 Registration
      • iAcademy Personal Development Track
  • Programs
    • Entrepreneurship >
      • iSpark 2020 - Wave 1
      • Seminars >
        • Seminar Registeration Form
        • Seminars Feedback
        • Seminar Material
      • iCamp
    • iGP >
      • iGP2021
      • Apply
    • ZEH >
      • 17zeh-submission-form
      • 17ZEH_technical_support_form
    • iLab16
    • internships
    • EVER
  • Calendar
  • About
    • Media
  • CIB Internship
  • Front End Web Development 2021
  • NAID assistive technologies summer internship
  • iCamp Mobile Development
  • iCamp Web Development
  • NAID assistive technologies summer internship-2nd form
  • Category
  • ASU Innovates Researchers - Semi-Finals
  • Researchers'23 Interviews
  • ​​Researchers Interviews 2
  • ASU Innovates Researchers - Bootcamp

IC Design Workshop

Instructor
Registration Status
Industry Partner
[Back to the iAcademy Technology Track]
The workshop spans more than 42 hours over 7 weeks. Students will meet with their mentors 2-3 hours per week (mainly Sundays @ 1pm) and work on hands-on tasks for the rest of the week
Cost: FREE
CHEP Training Credit:  4 weeks if CHEP training fees were paid
Selection will be based on your GPA and relevant previous experience show in your CV that you will submit with your application
Closed
Picture
Picture
Course Description:

This course takes participants through an intro to IC Design. Students will be introduced to the basics of IC Design. Fabrication processes and layout design techniques will also be introduced. They will then go through the Digital IC design flow covering the design flows and tools required to successfully implement modern Digital IC designs, ready for manufacture. The course starts with building RTL code, and then examines; synthesis , timing constraints, physical implementation (floorplanning, placement, CTS and routing).  Participants will also get introduced to Digital verification techniques. IO design and packaging techniques will be discussed to let the participants understand another important IC design pillar. 

All instructors and mentors and experienced industry professionals with multiple years of experience. Participants will meet their instructors 2-3 hours per week to go through the newly discussed material, get hands-on tasks to be performed and discuss what they did in the previous week. They will then work on their hands-on tasks during the rest of the week. Meetings will be mainly Sundays @ 1pm in ASU iHub.


Course Details
  1. Introduction to the RTL design (25/7/2017)
    Eng. Amr Elhosseny
    ​This session will go through the digital design flow. It will cover what is RTL, coding guidelines, and finally it will go through the synthesis
  2. Introduction to digital APR flow (30/7/17)
    Eng. Mahmoud Elgazzar
    This session will go through the APR flow. It will cover placement, CTS, timing analysis and finally solving the timing violations
  3. Introduction to analog design flow (6/8/17)
    Eng. Moamen Mansour 
    This session will go through the analog design flow. It will show the different steps of designing analog circuit (Building schematic, building TB, corners simulations, MC simulations, PEX simulations, ….).
  4. Introduction to the fabrication process (13/8/17)
    Eng. Fady Atef
    This session will go through the fabrication process from silicon till we have chip ready for testing.
  5. Introduction to the custom layout flow of chips (20/8/17)
    Eng. Fady Atef
    This session will go through the custom layout flow. It will cover floor planning, analog layout rules, backend verification (DRC, LVS, ANT, …)
  6. Introduction to the digital verification (27/8/17)
    Eng. Ahmed Adel 
    This session will go through the digital verification flow. It will cover the added gain of the functional verification and show different methodologies for the digital functional verification.
  7. IO ring, bonding & packaging (10/9/17)
    Eng. Amr Ahmed
    This session will cover interfacing the chip to the external world.

Training Class Size: 
25 (max)
Copyright © Innovation Hub ( iHub )  2013

  • Home
  • General info
  • ECDC
  • CNC workshop feedback
    • PLC workshop feedback
    • Formula academy
  • Coworking Space
    • iAcademy >
      • iAcademy17
      • iAcademy_Survey >
        • iClubs >
          • iClubs 2020 Registration
      • iAcademy Personal Development Track
  • Programs
    • Entrepreneurship >
      • iSpark 2020 - Wave 1
      • Seminars >
        • Seminar Registeration Form
        • Seminars Feedback
        • Seminar Material
      • iCamp
    • iGP >
      • iGP2021
      • Apply
    • ZEH >
      • 17zeh-submission-form
      • 17ZEH_technical_support_form
    • iLab16
    • internships
    • EVER
  • Calendar
  • About
    • Media
  • CIB Internship
  • Front End Web Development 2021
  • NAID assistive technologies summer internship
  • iCamp Mobile Development
  • iCamp Web Development
  • NAID assistive technologies summer internship-2nd form
  • Category
  • ASU Innovates Researchers - Semi-Finals
  • Researchers'23 Interviews
  • ​​Researchers Interviews 2
  • ASU Innovates Researchers - Bootcamp